Runtime Detection of C-Style Errors in UPC Code

Peter Pirkelbauer  
Lawrence Livermore National Laboratory  
peter.pirkelbauer@llnl.gov

Chunhua Liao  
Lawrence Livermore National Laboratory  
liao6@llnl.gov

Thomas Panas  
Microsoft  
Parallel Data Warehousing  
tpanas@microsoft.com

Dan Quinlan  
Lawrence Livermore National Laboratory  
dquinlan@llnl.gov

Abstract
Unified Parallel C (UPC) extends the C programming language (ISO C 99) with explicit parallel programming support for the partitioned global address space (PGAS), which provides a global memory space with localized partitions to each thread. Like its ancestor C, UPC is a low-level language that emphasizes code efficiency. The absence of dynamic (and static) safety checks allows programmer oversights and software flaws that can be hard to spot.

In this paper, we present an extension of a dynamic analysis tool, ROSE-Code Instrumentation and Runtime Monitor (ROSE-CIRM), for UPC to help programmers find C-style errors involving the global address space. Built on top of the ROSE source-to-source compiler infrastructure, the tool instruments source files with code that monitors operations and keeps track of changes to the system state. The resulting code is linked to a runtime monitor that observes the program execution and finds software defects.

We describe the extensions to ROSE-CIRM that were necessary to support UPC. We discuss complications that arise from parallel code and our solutions. We test ROSE-CIRM against a runtime error detection test suite, and present performance results obtained from running error-free codes. ROSE-CIRM is released as part of the ROSE compiler under a BSD-style open source license.

1. Introduction
A 2002 NIST study on the economic impact of software flaws (bugs) [18] reports that about half of a software project’s budget is spent on testing. The same study estimates that software bugs cost the US economy 59.5 billion dollars (0.6% of 2002’s GDP) annually. Software flaws cause programs to behave in undesirable ways. They originate from oversights and human misjudgments in the software development life cycle. Software flaws also arise from operations exhibiting undefined or unspecified behavior. Such behavior describes operations where the language designer deliberately did not specify the behavior.

Software frequently contains flaws, and the size and complexity of modern software makes the detection of such flaws difficult. Reducing the number of software flaws is an effort that permeates all stages in software development. For example, adopting rigid coding standards and restricting programming languages to a safe subset can eliminate error-prone coding techniques. Static and dynamic code analysis tools that operate on source or binary code are also used to reduce software flaws. Static analysis tools utilize source code (style) analysis or formal analysis techniques such as dataflow analysis, abstract interpretation, and model checking. Static analysis tools do not influence the running programs but often state space, implementation techniques, and language semantics make precise analysis intractable. Dynamic analysis tools find bugs by observing the behavior of running programs. This is typically accomplished by code instrumentation (source or binary) or by replacing (built-in) library functions (e.g., malloc) with custom implementations. Dynamic analysis operates with concrete values and is not prone to combinatorial state explosion. The downside of dynamic analysis tools is that monitoring running programs impacts performance. The quality of the results depends on the tests’ input data and covered program paths.

Unified Parallel C (UPC) [22], an extension of the C programming language for parallel programming, is prone to vulnerabilities inherited from its C ancestor (e.g., array out of bounds accesses, dereferences of dangling pointers, the use of uninitialized variables, arithmetic overflow and underflow, string termination, etc.) and vulnerabilities introduced by parallel programming (e.g., race conditions, dead locks, etc.). While safer programming language, compiler, and tool support are desirable, economic, performance, compatibility, and portability reasons prevent safety mechanisms from receiving more attention.

In this paper we present an extension of an existing dynamic analysis tool, ROSE-CIRM, for UPC. The previous ROSE-CIRM tool [20] monitors ISO C and ISO C++ programs and detects run-time errors. In this work, we extend ROSE-CIRM to find similar C-style errors in UPC code. The presented tool is able to identify uninitialized memory accesses, dangling pointers, erroneous heap allocation/deallocations, and out of bounds array accesses in parallel programs using UPC’s shared memory space. We tested our tool for its accuracy and overhead using the RTED benchmark test suite [14] for UPC and a few error-free sample programs [7].

The contributions of this paper include 1) a first monitored execution environment for UPC, 2) compiler-based automatic code instrumentation of UPC source code, 3) a runtime library to record and check UPC programs’ state, 4) evaluation based on a runtime
2. Background

This section provides background information on the UPC language, on the ROSE compiler, and on our ROSE-based runtime error detection tool implementation for C and C++.

2.1 Unified Parallel C

The PGAS programming model offers a global memory space with localized partitions to each thread. UPC extends the ISO C99 programming language with parallel constructs for the partitioned global address space. Fig. 1 depicts a typical memory layout for a UPC program.

![Figure 1. UPC memory layout](image)

A UPC program consists of THREADS number of threads. Each thread contains its own stack and heap, where it has exclusive access. In addition, each UPC thread owns a portion of the global address space (shared memory). Any thread can access the entire shared heap using random reads and writes.

To control which data is private and which data can be accessed from other UPC threads, UPC introduces a new type qualifier (shared). For arrays, UPC allows the specification of a blocking factor, that determines how many consecutive elements are stored within the shared region. Consider the following example:

```upc
shared[2] int arr[4+THREADS];
shared const int len = sizeof(arr)/sizeof(arr[0]);
// a[i] is initialized by the thread owning a[i]
upc_forall(int i = 0; i < len; ++i) a[i] = rand();
// a[i] is initialized by Thread i (i % THREADS)
upc_forall(int i = 0; i < len; ++i) a[i] = rand();
// all threads execute the loop body
upc_forall(int i = 0; i < len; i+=THREADS) a[i+MYTHREAD] = rand();
```

![Figure 2. UPC parallel for loop](image)

A locking mechanism is provided by UPC to protect critical regions. UPC defines the opaque type upc_lock_t, together with operations to enter (upc_lock, upc_lock_attempt), exit (upc_unlock), allocate (upc_global_lock_alloc and the collective version upc_all_lock_alloc), and deallocate (upc_lock_free).

UPC threads can be synchronized with upc_barrier. UPC also provides the pair upc_notify/upc_wait implementing a split phase barrier. Split phase barriers help writing code that overlaps computation and communication. Memory consistency can be controlled using upc_fence. In addition, UPC can control the memory consistency of files, scopes, and objects using pragmas and qualifiers.

UPC provides a parallel loop statement (upc_forall). upc_forall’s syntax extends C’s for loop syntax with a fourth argument (the affinity expression) controlling which UPC thread will execute a specific loop iteration. Fig. 2 shows three versions of a upc_forall loop initializing all elements of a globally-declared shared array with random values. Each array element is written exactly once. In the first version, the thread whose shared memory owns a[1] executes the assignment. In the second version, the thread is determined by the result of the modulo division i%THREADS. In the last version, the loop counter is incremented in steps (THREADS). On the omission of an affinity expression, all threads execute each loop iteration. Note MYTHREAD returns the UPC thread number.

2.2 The ROSE Compiler Infrastructure

ROSE [19], developed at Lawrence Livermore National Laboratory, is an open source compiler infrastructure to build both source and binary program transformation and analysis tools for large-scale Fortran 77/95/2003, C, C++, OpenMP, and UPC applications.

As shown in Fig. 3, ROSE can process both source code and binary executables (x86, Power-PC, ARM instruction sets) as input with help from source parsers (EDG [6] and Open Fortran Parser [4]) and binary disassemblers (such as IDA Pro [10]). Leveraging the EDG C++ frontend, ROSE currently supports all UPC constructs as defined in UPC 1.2, and non-standard Berkeley UPC extensions (defined in the UCB bupc_extensions.h).

Internally, ROSE generates a uniform abstract syntax tree (AST) as its intermediate representation (IR) for both source and binary input. Sophisticated compiler analyses and transformations are developed on top of the AST and encapsulated as simple function calls, which can be readily reused by tool developers. Ex-

![Figure 3. ROSE compiler infrastructure](image)
ample analyses include control flow analysis, data flow analysis, call graph analysis, and dependence analysis. Representative transformations include code instrumentation, inlining, outlining, loop transformation, and automatic parallelization.

ROSE is particularly well suited for building custom tools for static analysis, program transformation, and optimizations, etc. The ROSE team was awarded the prestigious R&D 100 Award in 2009, for significant contributions of making compiler techniques more accessible. ROSE is released under a BSD-style license.

2.3 ROSE-CIRM Tool

ROSE-CIRM [20] is a dynamic analysis tool that consists of a source code instrumentation tool built using ROSE and a runtime library. Fig. 4 illustrates the workflow of using ROSE-CIRM, including instrumentation, compilation, and monitored execution.

During code instrumentation, ROSE-CIRM identifies a program’s source locations that require interaction with the runtime monitor and inserts calls to the runtime library. Such locations include statements declaring and accessing variables, places where scopes are entered and exited, locations allocating and deallocating memory, and places where functions are invoked, etc. At these locations, the runtime functions are inserted to record changes to the system state and/or check if there are any errors. Using source code instead of binary code allows the checking mechanism to utilize high level type information such as array bounds.

The code instrumentation phase is implemented through the transformation of an input program’s AST. ROSE-CIRM uses the top-down AST traversal mechanism in ROSE to visit all nodes. Depending on a node’s type and its context, source locations where instrumentation is needed will be identified and corresponding function calls will be inserted.

Fig. 5 illustrates the elementary mechanism: transformations are implemented by an InstrumentationVisitor. The example shows operations on ROSE basic blocks (i.e., a statement sequence enclosed by {}) and variable references. Basic block entries and exits are instrumented to keep track of local variables’ lifetime. Variable references are instrumented to keep track of uninitialized variables. Hereby, the function readWriteContext determines whether a variable is used in a read or write context.

The instrumentation inserts calls to the runtime monitor. Table 1 shows a representative subset of the runtime monitor’s interface supporting dynamic analysis of dynamic memory, stack memory, arrays and pointers, etc. The first column of Table 1 shows function names and the last columns shows function descriptions. The second column indicates whether the function is a notification on a system state update (“U”), a runtime check (“C”), or both (“UC”). Calls to state-updating functions are inserted after the state update operation. Calls to runtime checking functions are inserted before the potentially harmful operation executes.

The code in Fig. 6 demonstrates how the code instrumentation embeds interaction with the runtime monitor (displayed in italic) in user code. For illustration purposes, the code omits some details such as how ROSE-CIRM tracks type information, location information, and loop variables. The code uses a function compute (at line 3) to calculate elements of a dynamically allocated array. Then the function sum (at line 14) calculates and prints the sum of all elements. Note that the implementation contains a bug in line 6: Variable i is initialized to i instead of 0. The value of values[0] remains undefined. Function uses this undefined value later on.

Instrumenting code adds calls to cirmEnterScope and cirmExitScope to keep track of the creation and destruction of variables and parameters (e.g., at lines 4 and 11). The call of cirmCreateVariable (at line 3) notifies the runtime monitor on the creation of an initialized parameter. The call to cirmAllocateArray in line 7 checks whether the index i is within array bounds (i.e., whether the locations values[0] and values[i] belong to the same allocated array). The call to cirmInitializeVariable in line 9 notifies the runtime monitor that location values[i] has been initialized.

<table>
<thead>
<tr>
<th>Function</th>
<th>Action</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cirmAllocateMemory</td>
<td>U</td>
<td>Saves data about a heap allocation.</td>
</tr>
<tr>
<td>cirmFreeMemory</td>
<td>UC</td>
<td>Checks memory deallocations.</td>
</tr>
<tr>
<td>cirmCreateVariable</td>
<td>U</td>
<td>Keeps track of variables.</td>
</tr>
<tr>
<td>cirmInitializeVariable</td>
<td>U</td>
<td>Marks a memory location as initialized.</td>
</tr>
<tr>
<td>cirmAccessVariable</td>
<td>C</td>
<td>Checks that a memory location exists and is initialized.</td>
</tr>
<tr>
<td>cirmEnterScope</td>
<td>U</td>
<td>Record a new scope context (upon function or block entry).</td>
</tr>
<tr>
<td>cirmExitScope</td>
<td>UC</td>
<td>Deletes a scope context and all memory associated with it. Check for dangling pointers to disappeared memory.</td>
</tr>
<tr>
<td>cirmCreateArray</td>
<td>U</td>
<td>Saves data about arrays allocated on the stack.</td>
</tr>
<tr>
<td>cirmAccessArray</td>
<td>C</td>
<td>Checks if the access is within array bounds. It also optionally checks if location has been initialized.</td>
</tr>
<tr>
<td>cirmMovePointer</td>
<td>UC</td>
<td>Validates a pointer update.</td>
</tr>
<tr>
<td>cirmRegisterTypeCall</td>
<td>U</td>
<td>Saves data about the structure of user defined data types.</td>
</tr>
<tr>
<td>cirmClose</td>
<td>C</td>
<td>Closes the runtime monitor.</td>
</tr>
</tbody>
</table>

Table 1. Representative runtime-monitor interface for UPC.
 reports an error message, when the uninitialized element \texttt{values[0]} is accessed (line 21).

Using the combined instrumentation and runtime support, ROSE-CIRM for C/C++ is able to detect errors including erroneous deallocations, accesses of unallocated memory, out of bound errors, accesses to uninitialized memory, dangling pointers, unreachable heap memory, mismatched function arguments, etc.

We have used the RTED benchmark [13, 14] to evaluate ROSE-CIRM for C and C++. ROSE-CIRM passes most (96%) test programs of the respective RTED benchmark (excluding floating point errors).

3. Extending ROSE-CIRM for UPC

In this section, we will discuss errors in UPC programs and the challenges that UPC’s notion of a shared memory parallelism poses for a ROSE-CIRM extension.

3.1 Errors in UPC Programs

UPC inherits vulnerabilities from C and shared memory parallel programming. We group runtime errors according to their origin: C style errors occurring in the private memory space of a UPC thread do not involve parallelism. The ROSE-CIRM functionality for C/C++ can handle such problems.

In UPC, similar (C style) errors involving the global shared address space can occur. This includes array subscripts where the index is out of bounds (e.g., \texttt{p[expr1]} when \texttt{p} is be a pointer to shared), reading through a dangling pointer (e.g., while an-other thread frees the same memory region), and reads of uninitialized values (potentially initialized by other threads) from the shared memory space. The presented extension for ROSE-CIRM addresses these problems.

Similar to the C library, the UPC library functions specify preconditions on arguments. Since UPC systems are not obliged to detect precondition violations, programmers must ensure that a spe-

```c
#define N 8

void compute(int (*values)[N]) { /* Compute values of array elements */
cirm_EnterScope();
cirm_CreateVariable(&values, sizeof(values), cirmStack, cirmInitialized);
for (int i = 1; i < N; ++i) { /* scope and variable instrumentation omitted */
cirm_WriteScope();
cirm_WriteVariable(&values, sizeof(values));
cirm_ReadScope();
cirm_WriteArray(&values, sizeof(values));
}
cirm_WriteVariable(&res, sizeof(res));
print("sum = ", res);
}

void sum(int (*values)[N]) { /* Add all array elements’ values */
cirm_EnterScope();
cirm_CreateVariable(&values, sizeof(values), cirmStack, cirmInitialized);
for (int i = 0; i < N; ++i) { /* scope and variable instrumentation omitted */
cirm_WriteScope();
cirm_WriteVariable(&values, sizeof(values));
cirm_ReadScope();
cirm_WriteArray(&values, sizeof(values));
}
cirm_WriteVariable(&res, sizeof(res));
print("sum = ", res);
}

int main() { /* scope and call instrumentation omitted */
int (*values)[N] = malloc(sizeof(values));
cirm_AllocMem(values, sizeof(values), cirmHeap);
cirm_CreateVariable(&values, sizeof(values), cirmInitialized);
compute(values);
sum(values);
}
```

Figure 6. Instrumented sequential source code

Figure 7. Parallel compute function

3.2 State Updates in a Partitioned Global Address Space

The implementation of a monitored execution environment for UPC programs poses several new challenges. First, a runtime monitor’s state update of the shared space must be observable by other threads’ runtime monitors. For example, a shared variable initialized by one thread must be seen as initialized by other threads. Whether this is implemented by a single shared or multiple distributed data structure is a design choice. Our approach uses a separate runtime monitor for each UPC thread. The runtime monitors exchange messages on state updates.

Fig. 8 shows the design. Each UPC thread has its own runtime monitor. The instrumented code notifies the runtime system on state updates and requests the validation of unsafe operations before they are carried out. Unsafe operations are tested using the information that the runtime system has available. Any update of the global memory space’s state is communicated to the other runtime monitors through message queues. Each thread has its own message queue, where other threads can send their state updates.

Consider the compute/sum program from §2.3. Fig. 7 shows a parallelized version of function compute. Thread 1 executes line 6 (e.g., \texttt{values[1]=7}) which writes to the global address space. After the assignment, the instrumentation in line 7 notifies runtime monitor 1 about the state update (\texttt{cirm_InitVariable} in the code and black solid arrow in the diagram). Since the memory location was previously uninitialized, the change of state must be shared with the other runtime monitors. This is done by allocating memory for a message in the memory partition of each receiving thread (using \texttt{upc_global_alloc}). Then the sender (runtime monitor 1) copies the message (\texttt{values[1]=7} and green dotted arrows) to each receiver and enqueues the message into the receiver’s queue (enqueue and dequeue use locks). The order of messages can differ in each queue. The sending thread’s local portion of the allocated memory is uti-
lized as lock-protected counter keeping track of how many receiving threads have not processed the message (1 unread in Fig. 8).

We have modified ROSE-CIRM’s interface functions (Table 1) to process the messages from the message queue whenever the runtime monitor gets called. After a thread has processed (blue solid arrow) the incoming message, it decrements the unread counter. The diagram shows a program state where all but Thread 0 have read the message, thus the counter is 1. The last thread frees the memory associated with the message.

In code prone to race conditions (where one thread writes and the other thread reads a variable), the reading thread might receive the notification too late. This data race scenario is discussed in §3.3.

The presented design assumes that state updates to global address space are rare among all operations. Runtime checks can be carried out without delays, because each runtime monitor has all information available. Having separate runtime monitors in each thread that communicate with each other also gives us control over the time when those messages are processed (i.e., when a PGAS state modifying operation becomes visible to a validation call). By delaying the processing of runtime messages until the next thread synchronization, some potential race conditions can be identified.

The downside of replication is that any global state modifying operation needs to be broadcast to all other UPC threads. Consider image convolution, where the pixel of a new image is calculated from a pixel and its eight neighbors. Assuming each write operation is a state update, each thread in our approach receives pixels * THREADS update messages (one for each pixel written by other threads) and sends pixels * 1/THREADS messages (one for each pixel that the thread writes).

3.3 Runtime Error Detection and Race Conditions

Another challenge for runtime monitoring of parallel programs is dealing with race conditions [16]. By race condition, we mean that the outcome of an operation depends on the runtime order with respect to another operation executed by a different thread.

We distinguish three kinds of race conditions:

• Early release problem: Some thread releases dynamic memory and another thread writes to that location.
• Data race: One thread writes to a memory location and another thread reads from or writes to the same location.
• Atomicity violation: Two operations, such as setting a value and checking it, must be carried out indivisibly.

While ROSE-CIRM does not detect these hazards, the runtime monitor has to prevent race conditions in the original code from erroneously allowing an unsafe operation. To execute such operation combinations safely, we impose a runtime order on them. In an effort to balance synchronization overhead and safety, we allow ROSE-CIRM to err conservatively. ROSE-CIRM never allows unsafe operations, but it may spuriously report an error, if the monitored program contains a race.

Early release problem: Consider the following code being executed by more than one thread:

```
shared int* p = upc_all_alloc(THREADS, sizeof(int));
if (p) return;
if (MYTHREAD == 0) upc_free(p);
```

Line 1 collectively allocates shared memory with a size of THREADS*sizeof(int) bytes. Each thread stores the beginning of the allocated memory in a private-to-shared pointer variable p. If the allocation was successful, line 4 zero-initializes each integer value for each thread. In line 7, Thread 0 frees this memory. The code is vulnerable to a race. Without synchronization between the memory initialization and the deallocation, Thread 0 might free the memory before all other threads have initialized and used their local values in useful work.

All threads start in the quiescent zone. In this state, they do not participate actively in any program operation (threads wait, or perform runtime monitor initialization/termination operations). In order to enter the safe zone, threads check that no other thread performs (or waits to perform) a destructive update (i.e., calls to upc_free). Once a thread enters the safe zone, all non-destructive operations are allowed. Before a thread can carry out a destructive heap operation it signals its intent to the other threads and waits until all other threads have exited the safe zone. At any point in time there can only be one thread that signals. Then, the thread proceeds to carry out the unsafe operation, broadcasts the state update, and clears the destructive zone. Threads can enter to the safe zone when there is no other thread in or waiting for the destructive zone.

Checking whether another thread intends to conduct a destructive operation is performed upon entry of runtime monitor functions. Entering in the destructive zone is implemented by adding two functions (cirmBeginDestructive, cirmEndDestructive) to the runtime monitor interface. The instrumentation phase wraps destructive operations. The following code snippet shows the instrumented line 7 from the previous example.

```
if (MYTHREAD == 0) {
  cirmBeginDestructive();
  upc_free(p);
  cirmEndDestructive();
}
```

In order to avoid deadlocks in our safe work zone scheme, all threads entering a potentially blocking state (e.g., all collective operations, upc_lock) have to exit the safe zone. We have implemented this approach by adding two runtime monitor functions: cirmEnterWorkzone and cirmExitWorkzone. The instrumentation phases makes sure that threads exit and enter the work zone when executing a blocking operation.

```
cirmExitWorkzone();
upc_lock(some_lock);
cirmEnterWorkzone();
```
Figure 10. System state update and synchronization

We opted for this implementation (as opposed to using reader-writer locks) because we assume memory deallocations and blocking operations occur rarely compared to shared memory accesses. Consequently, this approach incurs little lock/unlock overhead in loops accessing the global address space.

Data races: Reads are tested before the actual memory access occurs. A read never causes a state update. When a write operation changes the system state (the memory location went from uninitialized to initialized), the state update is communicated after the write operation has finished. ROSE-CIRM processes state update messages after synchronization statements (e.g., upc_barrier, upc_notify). This suffices to properly check read and write operations as long as the original code is free of race conditions. In Fig. 10, Thread 1 writes a value (W@T1) which triggers a state update (the memory was initialized). The update is broadcast (B@T1) to all other threads before the synchronization statement. If they have not done so earlier, all threads process the state update messages after the synchronization (before they proceed). Thus, any following read operation (R@T2) is carried out after all messages that were sent before the synchronization have been processed (P@T2).

ROSE-CIRM works with both the relaxed and strict memory consistency models. Synchronization mechanisms relying on strict memory consistency imply memory fences before and after the strict operation. Thus checking operates the same way as with built-in synchronization mechanisms. Only if there is a race between W@T1 and R@T2, we permit ROSE-CIRM to spurious report an uninitialized value. Under the relaxed memory model an implementation must guarantee that a state update message (P@T2) cannot be processed before the corresponding write operation (W@T1) has been observed. This is guaranteed by an (implicit) memory fence when the update message (U@T1) is enqueued in T2’s message buffer.

ROSE-CIRM’s runtime system validates pointers after they have been assigned new memory locations. For UPC’s shared pointers to shared memory, this is problematic as other threads can read the pointer value before it has been validated by the pointer modifying thread. To avoid atomicity problems, ROSE-CIRM performs shared pointer modification/validation and dereferences in a critical region.

The diagram shows the memory layout for a two-dimensional character array in an UPC program with four threads with bounds four (the number of UPC threads) and eight respectively. Each innermost array component is drawn in a different color. The number of UPC threads is indicated in the owning UPC thread. The local_address points to a valid address within the address space of the current thread. When the thread_id indicates a remote address, the local address field denotes the location in the remote thread projected on the current thread’s global address space range. The address_offset denotes an address offset within the current thread’s global space range.

Consider two UPC threads, Thread 1 and Thread 2. In their own address space, the global shared space starts at address 0x50 (local_global_address_base) and 0x60 respectively. A shared array that starts at local address 0x50 in Thread 1 would start at local address 0x70 in Thread 2. To keep track of the memory state in a uniform way, addresses in the global address space are communicated in terms of offset from the shared memory base address. When Thread 1 receives an update notification (e.g., cirmInitVariable) on location <Thread 1, 0x50> (addr_offset = global_addr - local_global_address_base) to Thread 2. Thread 2 translates the address offset back to its own local address space by adding back its shared memory base. The address becomes <Thread 1, 0x70>.

For pointer checking, the runtime monitor has to dereference an address. If the address resides in the shared space, our address representation has to be converted into a shared-to-shared pointer in order to utilize UPC’s dereference implementation. This conversion depends on the particular shared pointer format in a UPC compiler and runtime system.

The fact that C-style pointers can point to locations into the local shared address space makes it impossible to use type information to decide whether an operation modifies the shared heap. As illustrated in Fig. 11, we test instead whether an address falls within the shared heap boundary. This technique also depends on the particular memory layout used by a UPC compiler and runtime system.

Figure 11. UPC thread memory layout

To address the global address space, UPC provides the notion of shared variables and pointers. Pointers to shared memory encode the thread number, the address in the global address space, and the phase (the offset within the current block). In addition, the local partition of the global address space can also be accessed using regular C pointers. Shared memory addresses can be cast to C-style pointers, but not vice versa.

To deal with local and global addresses uniformly, the ROSE-CIRM runtime system uses an address abstraction with two fields in forms of <thread_id, local_address> or <thread_id, address_offset>. The runtime monitor uses the former to locate the state information and the latter to communicate state updates. The thread_id indicates the owning UPC thread. The local_address points to a valid address within the address space of the current thread. When the thread_id indicates a remote address, the local address field denotes the location in the remote thread projected on the current thread’s global address space range. The address_offset denotes an address offset within the current thread’s global space range.

3.4 Address Handling

To access the global address space, UPC provides the notion of shared variables and pointers. Pointers to shared memory encode the thread number, the address in the global address space, and the phase (the offset within the current block). In addition, the local partition of the global address space can also be accessed using regular C pointers. Shared memory addresses can be cast to C-style pointers, but not vice versa.

To deal with local and global addresses uniformly, the ROSE-CIRM runtime system uses an address abstraction with two fields in forms of <thread_id, local_address> or <thread_id, address_offset>. The runtime monitor uses the former to locate the state information and the latter to communicate state updates. The thread_id indicates the owning UPC thread. The local_address points to a valid address within the address space of the current thread. When the thread_id indicates a remote address, the local address field denotes the location in the remote thread projected on the current thread’s global address space range. The address_offset denotes an address offset within the current thread’s global space range.

Consider two UPC threads, Thread 1 and Thread 2. In their own address space, the global shared space starts at address 0x50 (local_global_address_base) and 0x60 respectively. A shared array that starts at local address 0x50 in Thread 1 would start at local address 0x70 in Thread 2. To keep track of the memory state in a uniform way, addresses in the global address space are communicated in terms of offset from the shared memory base address. When Thread 1 receives an update notification (e.g., cirmInitVariable) on location <Thread 1, 0x50> (addr_offset = global_addr - local_global_address_base) to Thread 2. Thread 2 translates the address offset back to its own local address space by adding back its shared memory base. The address becomes <Thread 1, 0x70>.

For pointer checking, the runtime monitor has to dereference an address. If the address resides in the shared space, our address representation has to be converted into a shared-to-shared pointer in order to utilize UPC’s dereference implementation. This conversion depends on the particular shared pointer format in a UPC compiler and runtime system.

The fact that C-style pointers can point to locations into the local shared address space makes it impossible to use type information to decide whether an operation modifies the shared heap. As illustrated in Fig. 11, we test instead whether an address falls within the shared heap boundary. This technique also depends on the particular memory layout used by a UPC compiler and runtime system.

3.5 Bounds Checking

For regular C code, bounds checking is trivial. A memory access is valid if a memory location lies within a specific address range. In UPC, the order of two relative addresses depends on the specified blocking factor. We illustrate the problem with an array layout for a two-dimensional array depicted in Fig. 12:

The diagram shows the memory layout for a two-dimensional character array in an UPC program with four threads with bounds four (the number of UPC threads) and eight respectively. Each innermost array component is drawn in a different color. The number in each cell denotes the linearized offset within the defined array. (The four white cells at offset 32 to 35 belong to padding bytes.) The array chararr[0] ranges from address (actually, the offset in each threads shared memory) 0x50 to address 0x51 in Thread 2. The blocking factor (3) determines how many elements are consecutively allocated to a thread. Thus address 0x52 in Thread 0 is within chararr[0] and its relative order is before address 0x51 in Thread 2’s. Since, in this example, the blocking factor is not a divisor of the total array size, the allocated space is larger than the array. The first two threads host nine elements, Thread 2 eight elements, and Thread 4 six elements. The unused space (white cells 32-35) are padding bytes.

1 // shared int* shared p = ...;
3 cirmEnterSharedPointerOp();
5 cirmExitSharedPointerOp();
Other blocking factors produce different mappings from addresses to linearized offsets within an distributed array. For example, with a blocking factor of eight, every thread would own all elements of a first dimension (e.g., Thread 0 hosts \texttt{chararr[0]}, and Thread 1 \texttt{chararr[1]}, etc.). In this case, address \texttt{0x52} in Thread 0 would linearize before address \texttt{0x51} in Thread 1. If the blocking factor is one, the characters are distributed in round robin fashion. All elements of the first array dimension (\texttt{chararr[0]}) would reside at addresses \texttt{0x50} and \texttt{0x51} of all threads. Address \texttt{0x52} in Thread 0 would linearize after address \texttt{0x51} in Thread 1.

The blocking factor is an integral component for array bounds checking. ROSE-CIRM derives the blocking factor at memory allocation time and stores this information together with the allocated block. The runtime monitor uses the blocking factor to derive linearized offsets for an address. Bounds checking tests whether the linearized base offset and the linearized location belong to the same array component. For multi-dimensional arrays, each subscript operation is checked separately. Subsequently there exists a single linearized offset for an address. Bounds checking tests whether the block. The runtime monitor uses the blocking factor to derive linearized offsets for an address. Bounds checking tests whether the linearized base offset and the linearized location belong to the same array component. For multi-dimensional arrays, each subscript operation is checked separately. Subsequently there exists a single linearized offset for an address. Bounds checking tests whether the block.

### 3.6 Implementation

We have extended ROSE-CIRM’s instrumentation to handle UPC specific constructs, such as \texttt{upc forall}, blocking factors, shared memory allocations/deallocations. We also added the instrumentation to protect the code from race conditions (e.g., \texttt{upc free} is protected by \texttt{cirmBeginDestructive()} and \texttt{cirmEndDestructive()}). The instrumentation follows the ROSE-CIRM approach to separate the instrumentation from the original code. The shortcoming of this approach is that memory accesses depending on function calls (e.g., \texttt{arr[index]}(1)) cannot be instrumented without side effects.

The runtime monitor has been implemented to work with GCCUPC [8, 12], but the approach can be ported to other UPC systems. We rely on two implementation specific techniques: (1) We use information of GCCUPC shared pointer representation to convert our own address abstraction back into UPC shared pointers. (2) the shared memory base is read from a GCCUPC variable. Since the address of the upper bound is not available, our implementation uses the current top of the stack. Note that UPC does not require the shared heap to be contiguous. Such a case can be handled by including a shared heap descriptor in the address abstraction.

We added six synchronization functions (shown in Table 2) to the runtime monitor interface. \texttt{S} indicates that these functions only synchronize. Many existing runtime monitor interface functions (shown in Table 1) have been extended to support UPC. For example, the following functions have been extended to update the system state and trigger communication among runtime moni-
The RTED suite is organized in several error categories. For example, the RTED C suite tests the following runtime error categories: memory allocation/deallocation, array index out of bounds, floating point, IO related, memory leaks, pointer, string, function invocation, uninitialized variables, and C99 specific defects. The RTED UPC test suite contains the following additional error categories: deadlocks, races, out of bounds indices, out of bounds pointer accesses, out of bounds accesses involving UPC functions, bad arguments to UPC functions, uninitialized memory reads, dynamic memory handling related, and wrong order of UPC function invocation. In this paper, we focused on porting the existing ROSE-CIRM detection mechanism to support the global address space. The RTED error categories, printed in italics, are related to parallelism or UPC build-in functions. These categories are not within the scope of this work. The RTED for UPC benchmark suite is designed to work with four UPC threads.

Table 4. RTED UPC benchmark

<table>
<thead>
<tr>
<th>Category</th>
<th>Number of tests</th>
<th>Correctly Identified (in percent)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Out of bounds accesses (indices)</td>
<td>726</td>
<td>685 (94%)</td>
</tr>
<tr>
<td>Out of bounds accesses (pointers)</td>
<td>160</td>
<td>150 (94%)</td>
</tr>
<tr>
<td>Uninitialized memory reads</td>
<td>64</td>
<td>62 (97%)</td>
</tr>
<tr>
<td>Dynamic memory handling related</td>
<td>10</td>
<td>10 (100%)</td>
</tr>
</tbody>
</table>

Fig. 13 shows an example from the RTED benchmark suite. In line 1, ptr_x has not been set, thus *ptr_x dereferences NULL. The program declares a shared array (line 1) and a pointer to a shared double (line 2). The upc_forall loop in line 5 initializes the array. One of the threads enters the following if statement. In line 9, if’s condition (call to zero) always returns false. Note zero is implemented via a function call to prevent it from being easily analyzed. Thus, the error cannot be flagged with certainty at compile time. At run-time, ptr_x remains set to NULL and reading its value should be reported.

While testing against the RTED benchmark suite, ROSE-CIRM found a few unplanned bugs in the test programs. For example, the expected source line number mismatches the line number where the error occurs, or some tests unintentionally freed stack memory. Table 4 shows the results obtained for tests we regard as correct before the marked error occurs. To assess our results, we compare the line number of the reported error against the location defined in the benchmark suite. We do not judge the conformance of the produced error messages.

ROSE-CIRM detects most errors in the benchmark programs. Programs where ROSE-CIRM does not report the runtime error correctly involve subtle out of bounds accesses in dynamically allocated multi-dimensional arrays (§2.3) and code portions that are currently not instrumented (i.e., array subscripts depending on function calls).

4.2 Overhead of Dynamic Analysis

To determine the overhead of runtime monitoring, we conducted tests with a simple (Fig. 14) loop that only updates a single variable in the private space. We have removed other access checks such as cirmAccessVariable. The runtime overhead ratio is a factor of 230. Compiling the test programs with optimizations increases the overhead of the safe execution environment, as the instrumented calls prevent aggressive compiler optimizations.

We also tested ROSE-CIRM against two error free programs, N-Queens code and heat conduction, provided by El-Ghazawi et al. [7]. Both programs have a relatively small core that determines performance. This makes the codes easy to analyze.

The N-Queens program [7, pp 67-71] is a parallel implementation that determines the number of solutions to the N-Queens problem that exist for an NxN board. The program can be parallelized without extensive use of the partitioned global address space. The problem space is split into THREADS partitions which are solved independently. The only use of shared memory is to store the number of solutions each thread finds. Thread 0 waits until all threads have finished and sums the results. We tested the program with a 13x13 board. We varied the number of threads from 1 to 12. Table 5 summarizes the results. The timing results are stated in seconds.

Table 5. N-Queens: runtime monitoring overhead

<table>
<thead>
<tr>
<th>Approach / Threads</th>
<th>1</th>
<th>4</th>
<th>8</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>Un-monitored (s)</td>
<td>0.29</td>
<td>0.08</td>
<td>0.04</td>
<td>0.02</td>
</tr>
<tr>
<td>ROSE-CIRM orig. (s)</td>
<td>141.0</td>
<td>41.4</td>
<td>22.5</td>
<td>14.4</td>
</tr>
<tr>
<td>ROSE-CIRM opt. (s)</td>
<td>10.9</td>
<td>3.2</td>
<td>1.7</td>
<td>1.1</td>
</tr>
<tr>
<td>Overhead ratio - orig.</td>
<td>484.4</td>
<td>516.9</td>
<td>561.4</td>
<td>625.3</td>
</tr>
<tr>
<td>Overhead ratio - opt.</td>
<td>37.6</td>
<td>40.2</td>
<td>43.4</td>
<td>48.1</td>
</tr>
</tbody>
</table>

Table 6. N-Queens: profile

<table>
<thead>
<tr>
<th>ROSE/CIRM function</th>
<th>Share</th>
<th>times called</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function Call</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cirmCreateVariable</td>
<td>22.51%</td>
<td>24965801</td>
</tr>
<tr>
<td>cirmEnterScope</td>
<td>5.79%</td>
<td>78759963</td>
</tr>
<tr>
<td>cirmExitScope</td>
<td>16.62%</td>
<td>78759963</td>
</tr>
<tr>
<td>Variable Access</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cirmInitVariable</td>
<td>27.70%</td>
<td>78760999</td>
</tr>
<tr>
<td>cirmAccessVariable</td>
<td>21.83%</td>
<td>162574801</td>
</tr>
</tbody>
</table>
The entries in the first section are roughly related to N-Queens’ recursive function implementation. More than 22.5% of the overhead is related to variable creations. cirmExitScope cleans up all variables associated with the scope, thus its share on the overhead is larger than cirmEnterScope. Approximately half of the overhead is spent on updating and checking the status of memory (cirmInitVariable and cirmAccessVariable).

Since the overhead is significant, we assessed by how much simple (non UPC specific) intra-procedural static analysis can improve performance. We manually performed the following optimizations:

- reaching definitions: If the use of a local variable has a reaching definition, we can eliminate calls to cirmAccessVariable.
- simple escape analysis: If the address of a variable (or parameter) was not taken, any accesses are local. If there is no cirmAccessVariable call on the variable, we can eliminate cirmInitVariable and cirmCreateVariable calls. Moreover, if a scope does not track any variables we can eliminate the calls to cirmEnterScope and cirmExitScope.
- array bounds checking: ROSE-CIRM’s bounds checks are expensive because arrays are treated like pointers. Each call to cirmAccessArray retrieves the information based on the base address. Then the two addresses are linearized §3.4 and checked whether they belong to the same innermost array. If the array bounds are statically known (e.g., the subscript operator operates not on a pointer), we can check all but the last array sub-script operation with a simple value comparison. Assume an array declaration int arr[4][3] and an array access arr[x][y]. Here we can replace the call to cirmArrayAccess(&arr[0], &arr[x]) with a simple bounds check 0 <= x && x < 4.

In the N-Queens code, these optimizations eliminate the checking of all local variables. Table 5 shows that, on average, runtime overhead decreases from 547 to 42.

The heat conduction program [7, pp 54–62] models heat transfer. Values are stored in a globally defined four dimensional grid.

shared [BLOCKSIZE double grids [2][N][N][N];

The first dimension, containing two elements, stores the initial values and the results for each time step. In odd-numbered time steps, grid[1] is computed from grid[0], and vice versa for even-numbered time steps. Each element is calculated by considering its six neighboring elements. In addition, the heat conduction code globally defines a shared array where each processor stores the local transferred heat maximum. The iteration stops when the global maximum falls under a predetermined limit. We tested the code using a block size of one, a grid with 80 elements per dimension, and the code running on eight UPC threads. We varied the number of iterations from 10 to 40. Table 7 shows the obtained results. For each test we timed the grid initialization, the first iteration, the last iteration, and the total time. The time is stated in seconds.

Grid initialization and the first loop iteration is the only code portion that incurs overhead due to runtime monitor synchronization. There is no message exchanged after the first iteration has completed. grid[0] has been initialized upfront; grid[1] and the array storing the locally transferred maximum have been computed during the first iteration. Every subsequent iteration runs faster (see the last iteration data).

The overall performance penalty of the runtime monitor is a factor of 146 for 10 iterations. The performance penalty decreases as the number of iterations increases because the synchronization overhead can be amortized over more iterations. The lower bound for the program overhead can be derived from the overhead of the last iteration (about a factor of 120 and 50 for the unoptimized and optimized code respectively). The two major performance impacting factors are: (1) synchronization overhead, as each thread repli-

<table>
<thead>
<tr>
<th>ROSE/CIRM</th>
<th>Share 10 iterations</th>
<th>Share 20 iterations</th>
<th>Share 40 iterations</th>
</tr>
</thead>
<tbody>
<tr>
<td>function</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cirmAccessArray</td>
<td>75.8%</td>
<td>78.2%</td>
<td>79.4%</td>
</tr>
<tr>
<td>cirmAccessVariable</td>
<td>10.0%</td>
<td>10.13%</td>
<td>10.0%</td>
</tr>
<tr>
<td>cirmInitVariable</td>
<td>9.6%</td>
<td>7.1%</td>
<td>5.7%</td>
</tr>
</tbody>
</table>

Communication overhead

<table>
<thead>
<tr>
<th>send</th>
<th>4.2%</th>
<th>2.3%</th>
<th>&lt; 1%</th>
</tr>
</thead>
<tbody>
<tr>
<td>receive</td>
<td>2.8%</td>
<td>1.5%</td>
<td>&lt; 1%</td>
</tr>
</tbody>
</table>

Table 8. Heat transfer: profile

Table 7. Heat transfer: runtime monitoring overhead

cates the initialization state for the entire grid. This overhead becomes more dominant in the optimized code. (2) bounds checking, as the inner loop of each iteration, contains 32 bounds checks (eight array accesses times four dimensions). The overhead in column labeled Last can be almost exclusively attributed to bounds checking.

Table 8 gives an overview of how much of the overhead can be allocated to each function. Functions with an overhead share of less than 5% are not displayed. The overhead to synchronize data with the other runtime monitors is shown at the bottom of the table. Note that sending overhead is incurred across all state updating functions. The receive overhead is incurred across all functions, as each of them processes incoming messages.

5. Related Work

UPC compilers and runtime systems offer support for runtime error detection to a varying degree. In our tests with the Berkeley UPC system, we found that it can report invalid pointers to shared memory locations. The developers of the RTED UPC test suite [14] report that the tested compilers and runtime systems (Berkeley, HP, GCCUPC, to some degree Cray) do little to prevent harmful operations and report the responsible source code location. We are not aware of other dynamic bug finding tools for UPC.

A number of dynamic analysis tools exist that work on source code level. ParaSofts Insure++ [17] is a runtime analysis and memory error detection for multi-threaded C and C++. IBM’s Purify [21] is a dynamic software analysis tool to help memory debugging and
memory leak detection. Both tools are proprietary software and performed well on the RTED benchmark suites for C and C++ [15]. Intel Inspector [11] (formerly Intel Thread Checker) is a runtime analysis tool for sequential and multi-threaded Windows and Linux applications. Dmalloc [1] is an open source memory debugger C library for finding memory allocation errors. Programs to be analyzed must be recompiled to use Dmalloc memory functions.

Dynamic analysis can also be operate on binary codes. For example, Dyninst [2] is a runtime code patching library that is useful in developing dynamic programming analysis tools. Valgrind [3] is an open source instrumentation framework for building dynamic analysis tools. Pin [5] is a dynamic instrumentation tool for binary executables. Compared to source level tools, binary tools can see the whole program but they often lack of high level type information, which makes it hard to find all errors.

6. Conclusion and Future Work

In this paper, we have presented ROSE-CIRM for UPC, a dynamic analysis tool that reports C-style runtime errors in UPC code. ROSE-CIRM for UPC uses the combined compiler instrumentation and runtime support to monitor the execution of UPC programs and identify C-style errors within a partitioned global address space. Our evaluation indicates that our tool can spot 95% to 100% of UPC runtime errors for the covered categories of the RTED benchmark suite. Our tests also indicate that the runtime overhead introduced by the monitored execution environment can be prohibitive for larger size software. However, even simple static analysis techniques may dramatically reduce the runtime overhead. ROSE-CIRM’s source code is distributed together with ROSE with a BSD style license. It can be downloaded from rosecompiler.org.

ROSE-CIRM for UPC can be improved to find more bugs related to concurrency, such as race and dead lock detection. The instrumentation and runtime monitor can be improved to handle a larger variety of UPC programs. In particular, this includes programs relying on UPC’s library functions, code that accesses shared memory regions with varying block sizes (by means of pointer casts), and complex array subscript expressions.

Performance issues in C/UPC/C++ can be addressed by integrating with ROSE’s existing static analysis tools (e.g., Compass [19]). Large scale parallel systems will benefit from improved monitors to the runtime monitor design. The runtime monitor relies on a simple queue implementation, thus concurrent PGAS state modifying operations serialize at the communication infrastructure. Broadcasting and replicating the information in each thread diminishes parallelism. Two alternative approaches may be used to maintain the system state across runtime monitors consistent: query/response style communication mechanism and a single shared data structure.

With a query/response approach, each thread would query other threads for information that is not locally available. While such an approach is more complex to implement, it would scale better. On massively parallel systems, programmers minimize remote shared memory accesses by storing memory that is frequently accessed together in the same address space partition (blocking). These optimizations would also benefit the query/response based approach because reducing remote shared memory accesses automatically reduces the number of remote state queries.

Using a shared data structure to store the (global) state would dispense with explicit message exchanges. An implementation based on shared maps (i.e., red-black trees) and hash tables requires protection mechanisms to ensure data consistency. Using a coarse-grain lock to control access to the data structure would serialize all update operations (reader-writer locks would allow at least concurrent reads). Integrating fine-grained locks that protect only portions of the shared data structure or relying on non-blocking synchronization [9] is a non-trivial effort.

Acknowledgments

We thank Michael Driscoll, Rajesh Vanka, and the anonymous referees for their comments and suggestions. This work was funded by the department of defense and used elements at the Extreme Scale Systems Center, located at Oak Ridge National Laboratory. This work performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344.

References